We show that it is impossible to design a transactional memory system which ensures parallelism, i.e. transactions do not need to synchronize unless they access the same application objects, while ensuring very little consistency, i.e. a consistency condition, called weak adaptive consistency, introduced here and which is weaker than snapshot isolation, processor consistency, and any other consistency condition stronger than them (such as opacity, serializability, causal serializability, etc.), and very little liveness, i.e. that transactions eventually commit if they run solo.
INTRODUCTION
The paradigm of transactions [20, 26, 35] is appealing for its simplicity but implementing it efficiently is challenging. Ideally a transactional system should not introduce any contention between transactions beyond that inherently due to the actual code of the transactions. In other words, if two transactions access disjoint sets of data items, then none of these transactions should delay the other one, i.e., these transactions should not contend on any base object. This requirement has been called strict disjoint-access-parallelism [2, * Currently withÉcole Polytechnique Fédérale de Lausanne (EPFL), Switzerland, as an EcoCloud visiting professor.
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. Base objects are low-level objects, which typically provide atomic primitives like read/write, load linked/store conditional, compare-and-swap, used to implement transactional systems. Two transactions contend on some base object if both access that object during their executions and one of them performs a non-trivial operation on that object, i.e. an operation which updates its state.
Strict disjoint access parallelism can be ensured by blocking transactional memory (TM) systems; indeed, TL [14] , a lock-based TM algorithm, ensures strict disjoint-accessparallelism and strict serializability [30] . It was shown in [21] that a strictly disjoint-access-parallel TM algorithm cannot ensure both obstruction-freedom (i.e. a weak non-blocking liveness condition) and serializability (i.e. a consistency condition weaker than strict serializability). Specifically, obstruction-freedom [25] ensures that a transaction is aborted only if step contention is encountered during the course of its execution. Serializability [30] ensures that, in any execution, all committed transactions (and some that have not completed yet) execute like in a legal sequential execution.
In this paper, we study the following question: can we ensure strict disjoint-access-parallelism and obstruction freedom if we weaken safety? In other words, is serializability indeed a major factor against strong parallelism? We focus on a new weak consistency condition that we introduce in this paper, called weak adaptive consistency. Weak adaptive consistency is weaker than (a weak variant of) snapshot isolation [10] and processor consistency [19] . Thus, it is weaker than serializability, causal serializability and all other consistency conditions that are stronger than processor consistency (or snapshot isolation or even the union of both). Our PCL theorem states that even with weak safety and weak liveness, the described task is still impossible: specifically, it is not possible to implement a transactional memory system which ensures strict disjoint-access-parallelism (Parallelism), weak adaptive consistency (Consistency), and obstruction-freedom (Liveness).
Weak adaptive consistency weakens snapshot isolation in two ways: (1) each process is allowed to have its own sequential view and (2) it is possible to partition the transactions of an execution in such a way that each set of transactions in the partition satisfies either snapshot isolation or processor consistency. Snapshot isolation [10] requires that transactions should be executed as if every read operation observes a consistent snapshot of the memory that was taken when the transaction started. To make our result stronger, in our definition of snapshot isolation, we do not require the extra constraint (met in the literature [10, 16, 33] for snapshot isolation) that from two concurrent transactions writing to the same data item, only one can commit, and we do not impose any restriction on the value that a read on some data item x by a transaction T may return if T has written x before invoking this read. Processor consistency [19, 3] allows each process to have its own sequential view which should respect the process-order of writes, additionally it requires writes to the same data item appear in the same order in all sequential views. Processor consistency is stronger than PRAM consistency [28, 3] , which does not require writes to the same data item to appear in the same order in all sequential views, but weaker than causal serializability [32] , which requires each sequential view to respect a relation on transactions, called causality relation.
The proof of our impossibility result is based on indistinguishability arguments. The main difficulty comes from the fact that the read operations of a transaction do not have to be serialized at the same point as its write operations. Basically, snapshot isolation and especially weak adaptive consistency allow more executions to be correct and it is much harder to construct an execution which violates it. We end up constructing two legal executions where a transaction must read the same values for data items. We then prove that in one of these two executions this is not the case.
This paper is structured as follows. Section 2 gives an overview of the related work. Section 3 gives a system model and all necessary definitions. Section 4 gives the PCL theorem and its proof. Section 5 presents concluding remarks.
RELATED WORK
The notion of disjoint-access-parallelism appears in the literature [2, 8, 15, 22, 27, 31] in many flavors. Disjointaccess-parallelism was first introduced in [27] through the notion of conflicting transactions. Later variants [2, 8, 15] employed the concept of a conflict graph. A conflict graph is a graph whose nodes represent transactions (or operations) performed in an execution interval α (i.e. the execution interval of those transactions overlap with α) and an edge exists between two nodes if the corresponding transactions (operations) access the same data item in α (i.e they conflict in α). In most of these definitions, disjoint-access-parallelism requires any two transactions to contend on a base object only if there is a path in the conflict graph of the minimal execution interval that contains the execution intervals of both transactions such that every two consecutive transactions in the path conflict. In [2, 5, 6, 27] , additional constraints are placed on the length of the path in the conflict graph, resulting in what is known as d-local contention property, where d is an upper bound on the length of the path. In [27] , where disjoint-access-parallelism originally appeared, an additional constraint on the step complexity of each operation was provided in the definition. Stronger versions of disjoint-accessparallelism usually result in more parallelism and therefore they are highly desirable when designing TM implementations. Weaker versions of disjoint-access-parallelism may result in less parallelism but are easier to implement.
Attiya et al. [8] proved that no disjoint-access-parallel TM implementation can support wait-free and invisible readonly transactions. A read-only transaction does not perform writes on data items; an invisible transaction does not perform non-trivial operations on base objects when reading data items. The variant of disjoint-access-parallelism considered in [8] stipulates that processes executing two transactions concurrently contend on a base object only if there is a path between the two transactions in the conflict graph. Although our impossibility does not hold for this variant of disjoint-access-parallel, our impossibility result considers a much weaker liveness property and holds even for TM algorithms where read-only transactions are visible.
Recent work [12] proved that, if the TM algorithm does not have access to the code of each transaction, a property similar to wait-freedom, called local progress, cannot be ensured by any TM algorithm. In [15] , it was proved that waitfreedom cannot be achieved even if this restriction is abandoned (given that each time a transaction aborts, it restarts its execution), if the TM algorithm ensures strict serializability and a weak version of disjoint-access-parallelism, called feeble disjoint-access-parallelism. Thus, one must consider weaker consistency or progress properties as we do here.
Pelerman et al. [31] proved that no disjoint-access-parallel TM algorithm can be strictly serializable and MV-permissive. The impossibility result holds under the assumptions that the TM algorithm does not have access to the code of transactions and the code for reading and writing data items terminates within a finite number of steps. Pelerman et al. [31] considered the same variant of disjoint-access-parallelism as in [8] . A TM implementation satisfies MV-permissiveness if a transaction aborts only if it is a write transaction that conflicts with another write transaction. This impossibility result can be beaten [7] if the stated assumptions do not hold. Our impossibility result holds if the TM ensures just weak snapshot isolation, even if it is MV-permissive.
Several software TM implementations [35, 14, 17, 29, 36, 25] are disjoint-access-parallel: TL [14] ensures strict disjointaccess-parallelism but is blocking since it uses locks; the rest satisfy weaker forms of disjoint-access-parallelism [8] . Among them OSTM [17] is lock-free. The TM in [35] is also lock-free but it has been designed for static transactions that access a pre-determined set of memory locations. Aparently, our impossibility result does not contradict these implementations because all of them, except TL, ensure weaker variants of disjoint-access-parallelism and some of them weaker progress as well. Also, our impossibility result does not contradict TL since TL uses locks and consequently does not ensure obstruction-freedom. Linearizable universal constructions [23, 24] , which ensure some form of disjoint-accessparallelism, are presented in [1, 9, 15, 37] . Barnes [9] implementation is lock-free. The universal construction in [15] ensures wait-freedom when applied to objects that have a bound on the number of data items accessed by each operation they support, and lock-freedom in other cases. Disjointaccess-parallel wait-free universal constructions when each operation accesses a fixed number of predetermined memory locations are provided in [2, 37] .
Snapshot isolation was originally introduced as an isolation level for database transactions [10, 16] to increase throughput for long read-only transactions. In TM computing, snapshot isolation has been studied in [4, 13, 33, 34 ]. An STM algorithm, called SI-STM, which ensures snapshot isolation is presented in [33] . SI-STM employs a global clock mechanism and therefore, it is not disjoint-access-parallel. In [13] , static analysis techniques are presented to detect, at compile time, consistency anomalies that may arise when the TM algorithm satisfies snapshot isolation or other safety properties. Snapshot isolation on TM for message-passing systems has been studied in [4] .
Our definition of snapshot isolation is weaker than that defined for database transactions [10] for the following reasons. First, we do not put any constraint on the value returned by any read that occurs after a write to the same data item in the same transaction. Second, we do not place the "first committer wins" rule, i.e. we abandon the requirement to abort one out of two concurrent transactions that are writing to the same data item. By introducing these constraints, we would make our impossibility result weaker.
PRELIMINARIES
System. We consider an asynchronous system with n processes which communicate by accessing shared base objects. A base object provides atomic primitives to access or modify its state. The system may support various types of base objects like read/write registers, CAS, etc. A primitive that does not change the state of an object is called trivial (otherwise it is called non-trivial).
Transactions. Transactional memory (TM) employs transactions to execute pieces of sequential code in a concurrent environment. Each piece of code contains accesses to pieces of data, called data items, that may be accessed by several processes when the code is executed concurrently; so TM should synchronize these accesses. To achieve this, a TM algorithm usually provides a shared representation for each data item by using base objects. A transaction may either commit, in which case all its updates become visible to other transactions, or abort and then its updates are discarded.
A TM algorithm provides implementations for the routines x.read(), which returns a value for x if the operation was successful or AT if the transaction has to abort, and x.write(v), which writes value v to data item x and returns ok if the write was successful or AT if the transaction has to abort. In addition, a TM algorithm provides implementations for the routines beginT , which is called when a transaction T starts and returns ok, commitT , which is called when T tries to commit and returns either CT (commit) or AT (abort), and abortT , which aborts T and returns AT . Each time a transaction calls one of these routines we say that it invokes an operation; when the execution of the routine completes, a response is returned.
Executions and configurations. A configuration is a vector with components comprising the state of each process and the state of each base object. In an initial configuration, processes and base objects are in initial states. A step of a process consists of a single primitive on a single base object, the response to that primitive, and zero or more local operations that are performed after the access and which may cause the internal state of the process to change; each step is executed atomically. Invocations and responses performed by transactions are considered as steps. An execution α is a sequence of steps. An execution is legal starting from a configuration C if the sequence of steps performed by each process follows the algorithm for that process (starting from its state in C) and, for each base object, the responses to the operations performed on the object are in accordance with its specification (and the state of the object at configuration C). We use α · β to denote the execution α immediately followed by the execution β and say that α is a prefix of α · β. An execution is solo if every step is performed by the same process. Two executions α1 and α2 starting from configurations C1 and C2, respectively, are indistinguishable to some process p, if the state of p is the same in C1 and C2, and the sequence of steps performed by p (and thus also the responses p receives) are the same during both executions.
Fix an execution α in which a transaction T is executed. Transaction T completes in α, if α contains CT or AT . Transaction T accesses x in α, if α contains either x.write() or x.read(). The execution interval of a completed transaction T in α is the subsequence of consecutive steps of α starting with the first step executed by any of the operations invoked by T and ending with the last such step. The execution interval of a transaction T that does not complete in α is the suffix of α starting with the first step executed by any of the operations invoked by T . The active execution interval of any transaction (completed or not) T in α is the subsequence of consecutive steps of α starting with the first step executed by any of the operations invoked by T and ending with the last such step. A TM algorithm is obstruction-free if a transaction T can be aborted only when other processes take steps during the execution interval of T .
Histories. A history H is a sequence of invocations and responses performed by transactions. Given an execution α, we denote by Hα the sequence of invocations and responses performed by the transactions in α. We denote by H|T the longest subsequence of H consisting only of invocations and responses of a transaction T . Transaction T is in history H if H|T is not empty. History H is well-formed if for every transaction T in H the following holds for H|T : (i) H|T is a sequence of alternating invocations and responses starting with beginT ·ok, (ii) each read invocation is followed either by a value or by AT , (iii) each write invocation is followed by either an ok response or AT , (iv) each invocation of commitT is followed by CT or AT , (v) each invocation of abortT is followed by AT , (vi) no invocation follows after CT or AT . Herein, we consider only well-formed histories. We say that T commits (aborts) in H if H|T ends with CT (AT ). If T does not commit or abort in H, then T is live in H. If H|T ends with an invocation of commitT , then T is commit-pending. Transaction T1 precedes transaction T2 in execution α (denoted T1 <α T2), if T1 is not live in Hα and AT 1 or CT 1 precedes beginT 2 in Hα. If T1 <α T2 and T2 <α T1, then T1 and T2 are concurrent in α.
A history H is sequential if no two transactions are concurrent in H. H is complete if it does not contain any live transactions. Transaction T is legal in a sequential history H, if for every x.read() by T which returns some value v the following holds: (i) if T executes an x.write() before x.read(), then v is the argument of the last such x.write() invocation in T ; otherwise, (ii) if there is an invocation of x.write() by some committed transaction that precedes T , then v is the argument of the last such x.write() in H; otherwise (iii) v is the initial value of x. A complete sequential history H is legal if each transaction is legal in H.
Disjoint-access-parallelism. For proving the impossibility result presented in Section 4, we consider a collection of simple static transactions. Hence, to simplify the definitions in this paragraph, we assume that transactions are static and predefined 1 , i.e. we assume that the data items on which T invokes read and write (in any execution con-taining T ) are the same and can be derived by inspecting T 's code; we call the set of these data items the data set D(T ) of T . Note that the set of data items accessed by T in a specific execution might be a proper subset of D(T ) if T is not committed in this execution. For example, consider a transaction T whose code implies that T accesses data items x and y and let α be an execution in which transaction T invokes x.read() and gets AT as a response; then, D(T ) = {x, y} but T accesses only data item x in α.
We say that two transactions T1 and T2 conflict, if D(T1)∩ D(T2) = ∅. We say that two executions contend on a base object o if they both contain a primitive operation on o and one of these primitive operations is non-trivial. Denote by α|T the subsequence of α consisting of all steps executed by T . A TM implementation I is strict disjoint-access-parallel, if in each execution α of I, and for every two transactions T1 and T2 executed in α, α|T1 and α|T2 contend on some base object, only if T1 and T2 conflict.
Consistency. A read operation x.read() by some transaction T is global if T has not invoked x.write() before invoking x.read(). Let T be a committed or commit-pending transaction executed by a process pi in a history H. Let T |readg be the longest subsequence of H|T consisting only of global read invocations and their corresponding responses and T |write be the longest subsequence of H|T consisting only of write invocations and their corresponding responses. Let λ denote the empty history. Then we define transactions Tgr and Tw (both executed by pi) in the following way:
and Tgr = λ otherwise, and
and Tw = λ otherwise.
Definition 3.1 (Snapshot isolation). An execution α satisfies snapshot isolation, if (i) there exists a set com(α)
consisting of all committed and some of the commit-pending transactions in α and (ii) it is possible to insert (in α) a global read serialization point * T,gr and a write serialization point * T,w, for each of transactions T ∈ com(α), so that if σα is the sequence defined by these serialization points, the following holds:
1. * T,gr precedes * T,w in σα, 2. both * T,gr and * T,w are inserted within the active execution interval of T ,
if Hσ α is the history we get by replacing each * T,gr
with Tgr and each * T,w with Tw in σα, then Hσ α is legal.
An STM implementation I satisfies snapshot isolation, if each of the executions produced by I satisfies snapshot isolation.
Since we require neither consistency for local reads nor aborting two concurrent transactions writing to the same data item, our definition of snapshot isolation is weaker than standard definitions of snapshot isolation for databases [10] . This makes our impossibility result stronger.
To strengthen our impossibility result even more, we prove it for a much weaker consistency property, called weak adaptive consistency which allows (i) each process to have its own sequential view and (ii) to switch between snapshot isolation and processor consistency (defined below) during the course of an execution; specifically, the transactions of the execution can be partitioned into groups so that either snapshot isolation or processor consistency is ensured for the transactions of each group. Processor consistency is a safety property which allows each process to have its own sequential view but requires that writes to the same data item occur in the same order in each sequential view. Let T l and Tr be two transactions in an execution α such that either T l and Tr are the same or the invocation of beginT l precedes the invocation of beginT r . A consistency group G(T l , Tr) of α is a set of transactions from α such that: (1) T l and Tr belong to G(T l , Tr), and (2) a transaction T k belongs to G(T l , Tr) if the invocation of beginT k occurs in α between the invocation of beginT l and the invocation of beginT r . In other words, a consistency group G(T l , Tr) of α is a set containing the transactions that start their execution between the beginning of T l and the beginning of Tr (inclusive). An active execution interval of G(T l , Tr) is the longest execution interval of α which includes all steps in α from the first step of T l to the last step of any transaction from G(T l , Tr). A consistency group G(T l , Tr) precedes a consistency group G(T A consistency partition P (α) of an execution α is a sequence G(T l,1 , Tr,1), G(T l,2 , Tr,2), . . . G(T l,n , Tr,n) of consistency groups such that:
1. T l,1 is the transaction which invokes the first begin in α and Tr,n is the transaction which invokes the last begin in α,
3. ∀k ∈ {1, . . . , n−1}, beginT r,k precedes beginT l,k+1 in α, and there is no transaction that invokes begin between beginT r,k and beginT l,k+1 in α. Consider an execution α that satisfies weak adaptive consistency, let σ i α be the sequence of serialization points for process pi. For simplicity, we use the following notation: * T,l 1 <i * T ′ ,l 2 , where T, T ′ ∈ com(α) and l1, l2 ∈ {gr, w}, to identify that * T,l 1 precedes * T ′ ,l 2 in σ i α . We remark that items 3 and 4 of Definition 3.3 imply that the global read and write serialization points of any transaction T ∈ com(α) are placed within the active execution interval of the consistency group to which T belongs.
An STM implementation I satisfies weak adaptive consistency, if each of the executions produced by I satisfies weak adaptive consistency. Weak adaptive consistency is weaker than processor consistency, and consequently is weaker than causal serializability, serializability, opacity and any other property stronger than processor consistency. This is so because if an execution α satisfies processor consistency, then there exists a consistency partition P (α) = G(T l , Tr) consisting only of one processor consistency group such that the active execution interval of G(T l , Tr) is exactly α, and therefore, serialization points of transactions from G(T l , Tr) can be inserted anywhere in α. Weak adaptive consistency is weaker than snapshot isolation because in the definition of snapshot isolation there is only one sequential view σα, and condition 2 of the above definition trivially holds for the case of a single sequential view σα. In fact, weak adaptive consistency is even weaker than the union of snapshot isolation and processor consistency.
THE PCL THEOREM
In this section we show that it is impossible to implement a TM which ensures weak adaptive consistency, obstructionfreedom, and strict disjoint-access-parallelism. The main idea behind the proof is the following. We design two legal executions α = α1 · α2 · s1 · s2 · α7 and α
, where α1 and α2 are parts of solo executions of some transactions T1 (executed by process p1) and T2 (executed by process p2), respectively, s1 and s2 are single steps by T1 and T2, respectively, and α7 and α ′ 7 are solo executions of T7 (executed by process p7) until it commits. We prove that s1 and s2 are steps accessing different base objects, so α7 is indistinguishable from α ′ 7 to process p7. We also prove that there exists a data item in T7's read set for which T7 reads a different value in α7 from the value read for the same data item in α ′ 7 , which is a contradiction.
Theorem 4.1 (The PCL theorem). There is no TM implementation which is strict disjoint-access-parallel and satisfies weak adaptive consistency and obstruction-freedom.
Proof. Assume, by contradiction, that there exists an obstruction-free implementation I which is strict disjointaccess-parallel and satisfies weak adaptive consistency.
We use the following notation: we denote by b k , c k , d k data items written by transaction T k and by e k,m data items written by both transactions T k and Tm. Consider the following transactions (the initial value of every data item is considered to be 0):
• T1, executed by process p1, which reads data items b3 and b7, and writes the value 1 to data items a, b1, c1, d1, e1,3,
• T2, executed by process p2, which reads data items b5 and b7, and writes the value 2 to data items a, b2, c2, d2, e2,5, e2,7,
• T3, executed by process p3, which reads data items b1 and b4, and writes the value 1 to data items b3, c3, e1,3, e3,4,
• T4, executed by process p4, which reads data items d2 and c3, and writes the value 1 to data items b4, e3,4,
• T5, executed by process p5, which reads data items b2 and b6, and writes the value 1 to data items b5, c5, e2,5, e5,6,
• T6, executed by process p6, which reads data items d1 and c5, and writes the value 1 to data items b6, e5,6,
• T7, executed by process p7, which reads data items a, c1, and c2, and writes the value 1 to data items b7, e2,7.
Definition of α1 and s1: Let transaction T1 be executed solo from the initial configuration C0. Because p1 runs solo and I is obstruction-free, T1 eventually commits. In the resulting execution, T1 reads the value 0 for data items b3 and b7 because I satisfies weak adaptive consistency and there is no transaction that writes to these data items in this execution. Let C ′ be the configuration resulting from the execution of the last step of T1.
If T3 is executed solo from the initial configuration C0, then in the resulting execution, T3 reads 0 for b1 (since I satisfies weak adaptive consistency and no transaction writes to b1 in this execution).
Consider now the execution δ1 where transaction T3 is executed solo from C ′ until it commits. We prove that T3 reads the value 1 for data item b1 in δ1. Since I satisfies weak adaptive consistency, there exists a consistency partition P (δ1) which satisfies the conditions of Definition 3.3. We consider the following cases:
• Assume first that P (δ1) = G(T1, T3) and SI(P (δ1)) = {G(T1, T3)}. Since G(T1, T3) is a snapshot isolation group, then * T 1 ,w must be placed within the active execution interval of T1 and * T 3 ,gr must be placed within the active execution interval of T3 2 . Since T1 < δ 1 T3, then * T 1 ,w <3 * T 3 ,gr . It follows that T3 must observe the update performed on data item b1 by T1, and consequently T3 must read 1 for b1.
• Assume that P (δ1) = G(T1, T3) and P C(P (δ1)) = {G(T1, T3)}. Because T1 reads 0 for b3 in δ1, it follows that * T 1 ,gr <1 * T 3 ,w . Since G(T1, T3) is a processor consistency group, no serialization point is inserted between * T 1 ,gr and * T 1 ,w . Thus, * T 1 ,w <1 * T 3 ,w. Because T1 and T3 write to the same data item e1,3, it follows that * T 1 ,w <3 * T 3 ,w . Since no serialization point is inserted between * T 3 ,gr and * T 3 ,w, it follows that * T 1 ,w <3 * T 3 ,gr , so T3 must read 1 for b1.
• Assume now that P (δ1) = G(T1, T1), G(T3, T3). Because T1 < δ 1 T3, it follows that G(T1, T1) precedes G(T3, T3) in δ1. Since * T 1 ,w should be placed within the execution interval of G(T1, T1) and * T 3 ,gr should be placed within the execution interval of G(T3, T3), * T 1 ,w <3 * T 3 ,gr . Hence, T3 must read 1 for b1.
Since in the solo execution of T3 from C0, T3 reads 0 for b1, whereas in the solo execution of T3 from C ′ , T3 reads 1 for b1, it follows that there exists some step s1 in the solo execution of T1 from C0, resulting in a configuration C1, such that: (I) if α Denote by α1 the solo execution of T1 from C0 until C − 1 is reached (Figure 1 ). Note that T3 reads 0 for b4 in α3 since there is no transaction in α1 · s1 · α3 which writes to b4.
Claim 1: Transaction T1 invokes commitT 1 in α1. Proof: Assume, by contradiction, that T1 does not invoke commitT 1 in α1. We argue that the execution α1 ·s1 ·α3 does not satisfy weak adaptive consistency. This is so because, by definition of s1, T3 reads 1 for b1 in this execution but T1
is not yet commit-pending and therefore we cannot assign a write serialization point to T1 in this execution.
Claim 2:
Step s1 applies a non-trivial operation op on some base object o1 for which the following holds: T3 reads o1 in α3 and α Definition of α2 and s2: Using a similar reasoning as above, we can show that in an execution where T2 is executed solo from C − 1 until it commits, there is a step s2, resulting in a configuration C2, such that:
is the solo execution of T5 from configuration C − 2 , where C − 2 is the configuration just before the execution of s2, then T5 reads 0 for b2 in α ′ 5 ; 2. if α5 is the solo execution of T5 from configuration C2, then T5 reads 2 for b2 and 0 for b6 in α5, (Figure 2 ), then T2 invokes commitT 2 in α2, 4. T2 reads the value 0 for data items b5 and b7 in α2, 5. s2 applies a non-trivial operation on some base object o2 which is read in α5 and α ′ 5 .
Claim 3: o1 = o2 Proof: Assume that o1 = o2. Consider an execution α1 · α2 · s
Since T3 and T2 do not conflict, strict disjoint-accessparallelism implies that α2 does not contain any non-trivial operation on base objects read in γ3. Thus, the prefix of α3 until the point that o1 is first accessed is also a prefix of γ3. Therefore, T3 reads o1 in γ3 (as it does in α3).
Because γ3 reads o1, and T3 and T2 do not conflict, strict disjoint-access-parallelism implies that α2 does not contain a non-trivial operation on o1 = o2. It follows that s1 = s ′ 1 . This and the fact that T3 and T2 do not conflict imply that γ3 is indistinguishable from α3 to p3. So, execution α1·α2·s1·α3 is legal.
Since p2 is poised to execute a step which applies a nontrivial operation on o2 = o1 after α1 ·α2 ·s1 ·α3 and o1 is read in α3, it follows that in execution α1 · α2 · s1 · α3 · s ′ 2 , where s ′ 2 is a single step by p2, strict disjoint-access-parallelism is violated. This is a contradiction. Thus, o1 = o2.
, where α7 and α ′ 7 are solo executions of T7 until T7 commits. Since steps s1 and s2 access different base objects, α7 is indistinguishable from α ′ 7 to process p7. Consider an execution α1 · α2 · s1 · α3 · α4 · s ′′ 2 , where α4 is the solo execution of T4 until it commits. We first argue that s ′′ 2 = s2. Recall that α1 · α2 · s1 · α3 is legal, so α1 · α2 · s1 · α3 · α4 is legal. Notice that s ′′ 2 , like s2, accesses base object o2. It remains to argue that the response of s ′′ 2 is the same as that of s2. Recall that α3 does not contain a non-trivial operation on o2. It remains to argue that the same is true for α4.
Consider the execution δ2
Since T5 does not conflict with T1, T3, and T4, strict disjointaccess-parallelism implies that α1 · α2 · s1 · α3 · α4 · α ′ 5 is legal. Since α ′ 5 reads o2 and T5 does not conflict with T4, strict disjoint-access-parallelism implies that α4 does not contain a non-trivial operation on o2. It follows that s Figure 3) . We first argue that β is legal. This is so because T7 does not conflict neither with T3 nor with T4, so α7 does not access any base object modified in α3 or α4.
We now argue that T7 reads 2 for data items a and c2, and 1 for data item c1 in α7.
Claim 4: T7 reads the value 2 for data items a and c2, and the value 1 for data item c1 in α7.
Proof: We first prove that transaction T4 reads 0 for d2 in α4. Recall that δ2 = α1 · α2 · s1 · α3 · α4 · α ′ 5 is legal. Since I satisfies weak adaptive consistency, there exists a consistency partition P (δ2) and a set com(δ2) of committed and commit-pending transactions from δ2 which satisfy the conditions of Definition 3.3. We argue that T2 ∈ com(δ2).
Assume, by contradiction, that T2 ∈ com(δ2). We consider the following cases.
• Assume first that P (δ2) includes G(Ti, T5) for some i ∈ {3, 4, 5}. Since the execution intervals of T2 and T1 precede the execution intervals of T3, T4, and T5, and the execution intervals of T3, T4, and T5 do not overlap in δ2, it follows that the execution interval of the consistency group containing T2 in P (δ2) precedes the execution interval of G(Ti, T5). Thus, * T 2 ,w <5 * T 5 ,gr . This contradicts the fact that T5 reads 0 for b2 in α ′ 5 .
• Assume that P (δ2) includes G(Ti, T5) for some i ∈ {1, 2} and G(Ti, T5) ∈ SI(P (δ2)). Since G(Ti, T5) is a snapshot isolation group and the execution interval of T2 precedes the execution interval of T5 in δ2, it follows that * T 2 ,w <5 * T 5 ,gr . This contradicts the fact that T5 reads 0 for b2 in α ′ 5 .
• Assume that P (δ2) includes G(Ti, T5) for some i ∈ {1, 2} and G(Ti, T5) ∈ P C(P (δ2)). Because T2 reads 0 for b5 in α2, it follows that * T 2 ,gr <2 * T 5 ,w . Since no point is inserted between * T 2 ,gr and * T 2 ,w , it follows that * T 2 ,w <2 * T 5 ,w. Because T2 and T5 write to the same data item e2,5, it follows that * T 2 ,w <5 * T 5 ,w . Since no point is inserted between * T 5 ,gr and * T 5 ,w, it follows that * T 2 ,w <5 * T 5 ,gr . This contradicts the fact that T5 reads 0 for b2 in α ′ 5 . Hence, T2 / ∈ com(δ2), and consequently T4 reads 0 for d2 in α4.
We next argue that T4 reads 1 for c3 in α4. Since δ3 = α1 · α2 · s1 · α3 · α4 is legal and I satisfies weak adaptive consistency, there exists a consistency partition P (δ3) and a set com(δ3) of committed and commit-pending transactions from δ3 which satisfy the conditions of Definition 3.3. We consider the following cases:
• Assume first that P (δ3) includes G(T4, T4). Since the execution interval of any consistency group containing transaction T3 precedes the execution interval of G(T4, T4), it follows that * T 3 ,w <4 * T 4 ,gr .
• Assume now that P (δ3) includes G(Ti, T4) for some i ∈ {1, 2, 3} and that G(Ti, T4) ∈ SI(P (δ3)). Since T3 < δ 3 T4, it follows that * T 3 ,w <4 * T 4 ,gr .
• Assume now that P (δ3) includes G(Ti, T4) for some i ∈ {1, 2, 3} and that G(Ti, T4) ∈ P C(P (δ3)). Since T3 reads 0 for b4 in α3, it follows that * T 3 ,gr <3 * T 4 ,w . Since no point is inserted between * T 3 ,gr and * T 3 ,w, it follows that * T 3 ,w <3 * T 4 ,w . Because T3 and T4 write to the same data item e3,4, it follows that * T 3 ,w <4 * T 4 ,w . Since no point is inserted between * T 4 ,gr and * T 4 ,w , it follows that * T 3 ,w <4 * T 4 ,gr .
We conclude that (in all cases) * T 3 ,w <4 * T 4 ,gr . Thus, T4 reads 1 for c3 in α4.
We now prove that T7 reads 2 for c2 in α7. Notice that α1 · α2 · s1 · s2 · α5 is legal. This is so because s1 and s2 are steps on different base objects and T5 does not conflict with T1, so it does not access o1 in α5. We argue that δ4 = α1 · α2 · s1 · s2 · α5 · α7 is also legal. This is so because α1 · α2 · s1 · s2 · α5 and α1 · α2 · s1 · s2 · α7 are legal and T7 does not conflict with T5.
Since I satisfies weak adaptive consistency, there exists a consistency partition P (δ4) and a set com(δ4) of committed and commit-pending transactions from δ4 which satisfy the conditions of Definition 3.3. Since T5 reads 2 for b2 in α5, it follows that T2 ∈ com(δ4) and * T 2 ,w <5 * T 5 ,gr . We consider the following cases.
• Assume first that P (δ4) includes G(Ti, T7) for some i ∈ {5, 7}. Since the execution intervals of T1 and T2 do not overlap with the execution intervals of T5 and T7 in δ4, it follows that the execution interval of the consistency group of P (δ4) that contains transaction T2 precedes the execution interval of G(Ti, T7). Therefore, * T 2 ,w <7 * T 7 ,gr , and consequently T7 must read 2 for c2 in α7.
• Assume now that P (δ4) includes G(Ti, T7), for some i ∈ {1, 2} and that G(Ti, T7) ∈ SI(P (δ4)). Since the execution interval of T2 precedes the execution interval of T7 and T2, T7 ∈ G(Ti, T7), which is a snapshot isolation group, it follows that * T 2 ,w <7 * T 7 ,gr . Thus, T7 must read 2 for c2 in α7.
• Assume now that P (δ4) includes G(Ti, T7), for some i ∈ {1, 2} and that G(Ti, T7) ∈ P C(P (δ4)). Because T2 reads 0 for b7 in α2, it follows that * T 2 ,gr <2 * T 7 ,w . Since no point is inserted between * T 2 ,gr and * T 2 ,w , it follows that * T 2 ,w <2 * T 7 ,w . Because T2 and T7 write to the same data item e2,7, it follows that * T 2 ,w <7 * T 7 ,w . Since no point is inserted between * T 7 ,gr and * T 7 ,w , it follows that * T 2 ,w <7 * T 7 ,gr . Thus, T7 must read 2 for c2 in α7.
Since T3 reads 1 for b1 in β, it follows that * T 1 ,w <3 * T 3 ,gr <3 * T 3 ,w . Because T1 and T3 write to the same data item e1,3, it follows that * T 1 ,w <4 * T 3 ,w . Since T4 reads 0 for d2 and 1 for c3, it follows that * T 3 ,w <4 * T 4 ,gr <4 * T 2 ,w . Thus, * T 1 ,w <4 * T 2 ,w . Because T1 and T2 write to the same data item a, it follows that * T 1 ,w <7 * T 2 ,w . Since T7 reads 2 for c2, it follows that * T 2 ,w <7 * T 7 ,gr . Thus, * T 1 ,w <7 * T 2 ,w <7 * T 7 ,gr , and consequently, it follows that T7 reads 2 for a and 1 for c1 in α7 (see Figure 5) .
, where α6 is the solo execution of T6 until it commits. We first argue that s
is legal. Notice that s ′′ 1 , like s1, accesses base object o1. It remains to argue that the response of s ′′ 1 is the same as that of s1. Recall that α5 does not contain a non-trivial operation on o1. It remains to argue that the same is true for α6.
Consider an execution δ5 = α1 ·α2 ·s2 ·α5 ·α6 ·α ′ 3 . Since T3 does not conflict with T2, T5, and T6, strict disjoint-accessparallelism implies that α1 · α2 · s2 · α5 · α6 · α ′ 3 is legal. Recall that α ′ 3 reads o1. Since T3 does not conflict with T6, strict disjoint-access-parallelism implies that α6 does not contain a non-trivial operation on o1. It follows that s Figure 4) . We first argue that β ′ is legal. This is so because T7 does not conflict neither with T5 nor with T6, so α ′ 7 does not access any base object modified in α5 or α6.
Claim 5: T7 reads 1 for a in α Proof: We first prove that transaction T6 reads 0 for d1 in α6. Recall that δ5 = α1 · α2 · s2 · α5 · α6 · α ′ 3 is legal. Since I satisfies weak adaptive consistency, there exists a consistency partition P (δ5) and a set com(δ5) of committed and commit-pending transactions from δ5 which satisfy the conditions of Definition 3.3. We argue that T1 ∈ com(δ5). the following cases.
• Assume first that P (δ5) includes G(Ti, T3) for some i ∈ {2, 3, 5, 6}. Since the execution interval of T1 precedes the execution intervals of T2, T3, T6 and T5, and the executions intervals of T2, T3, T6 and T5 do not overlap in δ5, it follows that the execution interval of the consistency group containing T1 precedes the execution interval of G(Ti, T3) in δ5. Thus, * T 1 ,w <3 * T 3 ,gr . This contradicts the fact that T3 reads 0 for b1 in α ′ 3 .
• Assume now that P (δ5) = G(T1, T3) and that it holds that SI(P (δ5)) = {G(T1, T3)}. Since the execution interval of T1 precedes the execution interval of T3 in δ5, it follows that * T 1 ,w <3 * T 3 ,gr . This contradicts the fact that T3 reads 0 for b1 in α ′ 3 .
• Assume now that P (δ5) = G(T1, T3) and that it holds that P C(P (δ5)) = {G(T1, T3)}. Because T1 reads 0 for b3 in α1, it follows that * T 1 ,gr <1 * T 3 ,w . Since no point is inserted between * T 1 ,gr and * T 1 ,w , it follows that * T 1 ,w <1 * T 3 ,w. Because T1 and T3 write to the same data item e1,3, it follows that * T 1 ,w <3 * T 3 ,w . Since no point is inserted between * T 3 ,gr and * T 3 ,w, it follows that * T 1 ,w <3 * T 3 ,gr . This contradicts the fact that T3 reads 0 for b1 in α ′ 3 . Hence, T1 / ∈ com(δ5), and consequently T6 reads 0 for d1 in α6.
We next argue that T6 reads 1 for c5 in α6. Since δ6 = α1 · α2 · s2 · α5 · α6 is legal and I satisfies weak adaptive consistency, there exists a consistency partition P (δ6) and a set com(δ6) of committed and commit-pending transactions from δ6 which satisfy the conditions of Definition 3.3. We consider the following cases:
• Assume first that P (δ6) includes G(T6, T6). Since the execution interval of any consistency group containing transaction T5 must precede the execution interval of G(T6, T6), it follows that * T 5 ,w <6 * T 6 ,gr .
• Assume now that P (δ6) includes G(Ti, T6) for some i ∈ {1, 2, 5} and that G(Ti, T6) ∈ SI(P (δ6)). Since T5 < δ 6 T6, it follows that * T 5 ,w <6 * T 6 ,gr .
• Assume now that P (δ6) includes G(Ti, T6) for some i ∈ {1, 2, 5} and that G(Ti, T6) ∈ P C(P (δ6)). Since T5 reads 0 for b6 in α5, it follows that * T 5 ,gr <5 * T 6 ,w . Since no point is inserted between * T 5 ,gr and * T 5 ,w, it follows that * T 5 ,w <5 * T 6 ,w . Because T5 and T6 write to the same data item e5,6, it follows that * T 5 ,w <6 * T 6 ,w . Since no point is inserted between * T 6 ,gr and * T 6 ,w , it follows that * T 5 ,w <6 * T 6 ,gr .
We conclude that (in all cases) * T 5 ,w <6 * T 6 ,gr . Thus, T6 reads 1 for c5 in α6.
Because α ′ 7 and α7 are indistinguishable to p7, it follows that T7 reads the same values in α ′ 7 and α7. Since T5 reads 2 for b2 in β ′ , it follows that * T 2 ,w <5 * T 5 ,gr <5 * T 5 ,w . Because T2 and T5 write to the same data item e2,5, it follows that * T 2 ,w <6 * T 5 ,w. Since T6 reads 0 for d1 and 1 for c5, it follows that * T 5 ,w <6 * T 6 ,gr <6 * T 1 ,w . Thus, * T 2 ,w <6 * T 1 ,w . Because T1 and T2 write to the same data item a, it follows that * T 2 ,w <7 * T 1 ,w . Since T7 reads 1 for c1, it follows that * T 1 ,w <7 * T 7 ,gr . Thus, * T 2 ,w <7 * T 1 ,w <7 * T 7 ,gr in β ′ , and consequently, it follows that T7 reads 1 for a in β ′ (see Figure 6 ) and in α Claim 4 states that T7 reads 2 for data item a in α7, and Claim 5 states that T7 reads 1 for data item a in α ′ 7 . Since α7 is indistinguishable from α ′ 7 to process p7 this is a contradiction.
DISCUSSION
We proved the PCL theorem: in transactional systems it is impossible to ensure strict disjoint-access-parallelism (Parallelism), weak adaptive consistency (Consistency), and obstruction-freedom (Liveness). To circumvent the impossibility result it is sufficient to weaken just one of the three requirements. Weakening obstruction-freedom to a blocking liveness property makes it possible to ensure strict disjointaccess-parallelism and strong consistency (e.g. strict serializability) by using locks; these are the properties ensured by TL [14] . Likewise, weakening consistency makes it possible to ensure strict disjoint-access-parallelism and strong liveness. For example, allowing writes to the same data item to be viewed differently, as in PRAM consistency [28] , makes it possible to trivially ensure strict disjoint-access-parallelism and wait-freedom, the strongest liveness property, without any synchronization between processes. In [11] , we design a simple variant of DSTM [25] , which satisfies snapshot isolation, obstruction-freedom, and the following weakening of strict disjoint-access-parallelism: two write operations on different data items contend on the same base object only if there is a chain of transactions starting with the transaction that performs one of these write operations and ending with the transaction that performs the other, such that every two consecutive transactions in the chain conflict. The PCL theorem shows that the distance between strict disjoint-accessparallelism and its non-strict forms draws a sharp line in the design of transactional systems.
Our theorem might at first glance look close to the CAP theorem [18] which states that it is impossible to ensure consistency, availability, and partition in a distributed system and weakening at least one of these requirements circumvents the impossibility result. In fact, they are different results. While consistency can be viewed as a safety property, and availability can be viewed as a liveness property, partition is not analogous to disjoint-access-parallelism. Specifically, partition tolerance ensures that the system tolerates arbitrary network partitions. Disjoint-access-parallelism on the other hand, does not ensure tolerance against failures but imposes that logical components of a system (transactions or operations) do not contend at low level (i.e. on base objects) if they do not conflict at high level (i.e. do not access the same data items).
Our definition of snapshot isolation is incomparable to strict serializability [30] and opacity [22] . This is because strict serializability and opacity are defined in terms of execution intervals whereas our definition of snapshot isolation is based on active execution intervals. The same holds for previous definitions of snapshot isolation, both in the database world [10] , and in TM computing [4, 33] . We can easily remedy this problem by defining snapshot isolation in terms of execution intervals. Indeed, we did so in [11] and we were able to prove [11] that no TM implementation satisfies that version of snapshot isolation, obstruction-freedom, and strict disjoint-access-parallel. This impossibility result [11] also holds if a primitive accesses up to k base objects in one atomic step.
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